Tang Nano 20K
Update history
Date | Version | Author | Update content |
---|---|---|---|
2023-02-27 | v0.1 | wonder |
|
Introduction
Tang Nano 20K is a development board, using the GW2AR-18 QN88 FPGA, containing 20736 LUT4 logic cells and 15552 Flip-Flops. There are 2 PLL in this FPGA chip, and many DSP units supporting 18 bit x 18 bit multiplication. Onboard BL616 is used for downloading bitstream into FPGA, and it's also used as USB to serial convertor to communicate FPGA with computer via UART. The 27MHz crystal generates the clock for HDMI display, onboard MS5351 clock generating chip also provides multiple clocks.
Rendering appearance


Parameters
Item | Detail | Others | ||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
FPGA Chip | GW2AR-LV18QN88C8/I7 |
|
||||||||||||||||||
Onboard debugger | BL616 | · JTAG for FPGA · USB to UART for FPGA · USB to SPI for FPGA communication · Control MS5351 generate frequency |
||||||||||||||||||
Clock generator | MS5351 | Provide extra 3 clocks for FPGA CLick me to see how to config MS5351 |
||||||||||||||||||
Display interface | · 40Pins RGB lcd connector · HDMI interface |
|||||||||||||||||||
LED | 6 | Low voltage level enable | ||||||||||||||||||
RGB LED | 1 | WS2812 | ||||||||||||||||||
User key | 2 | |||||||||||||||||||
TF Card Slot | 1 | |||||||||||||||||||
PCM Amplifier | 1 | MAX98357A,for audio driving | ||||||||||||||||||
Storage | 64Mbits Flash | To save bitstream | ||||||||||||||||||
Size | 22.55mm x 54.04mm | Visit 3D file for more information |
Function diagram
Detailed Function diagram


Pin diagram
FPGA Jtag test point
We reserved jtag test point on Tang Nano 20K, for those who want to use their own debugger.
Note: There is onboard Jtag for download FPGA firmware, so this Jtag test point is only for those who want to use their own debugger.
Hardware information
Datesheet
Schematic
PCB BOM(Visit the html
file in your board version)
Board Size
Bosrd 3D File
Part of chip datasheet
Using guide
Install IDE -> Prepare your code -> Burn into board
More example codes Github
Studying resource
Contact
- Reddit : reddit.com/r/GowinFPGA/
- Telegram : t.me/sipeed
- Discussion forum: maixhub.com/discussion
- QQ discussion group: 834585530
- Leave message in the end of this page
- Business email : support@sipeed.com
Questions
The system does not recognize the onboard debugger
- Try connecting directly to the computer instead of through a USB HUB.
- Try using a better quality USB cable.
- Try another computer to rule out the computer being the problem.
- Try update to the latest firmware and try again.
The UART of the onboard debugger cannot be used
- Try reinstall FTDI drivers.
- IF the actual baudrate is always four times the set baudrate or the UART continuously outputs garbled characters. try update to the latest firmware and try again.
OpenFPGAloader not work
- Try update to the latest firmware and try again.
How to update the firmware for the onboard debugger
- See Update the debugger for details.
How to store bitstream
Tang Nano 20K uses the external Flash to save the firmware, we need to download the bitstream to store the firmware.